

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 769 846 B1**

(12)

**EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention  
of the grant of the patent:  
**11.07.2001 Bulletin 2001/28**

(51) Int Cl.<sup>7</sup>: **H03D 3/06**

(21) Application number: **96116777.2**

(22) Date of filing: **18.10.1996**

**(54) Delay-type FM demodulation circuit**

Schaltung zur Verzögerungsdemodulation von FM-Signalen

Circuit de démodulation FM à délai

(84) Designated Contracting States:  
**DE FR GB**

(30) Priority: **19.10.1995 JP 27119095**

(43) Date of publication of application:  
**23.04.1997 Bulletin 1997/17**

(73) Proprietor: **KABUSHIKI KAISHA TOSHIBA**  
**Kawasaki-shi, Kanagawa 212-8572 (JP)**

(72) Inventor: **Adachi, Michihiro,**  
**c/o Intel Prop Div K.K. Toshiba**  
**Tokyo 105 (JP)**

(74) Representative: **Zangs, Rainer E., Dipl.-Ing. et al**  
**Hoffmann Eitle,**  
**Patent- und Rechtsanwälte,**  
**Arabellastrasse 4**  
**81925 München (DE)**

(56) References cited:  
**WO-A-95/27340**

- **PATENT ABSTRACTS OF JAPAN** vol. 009, no. 277 (E-355), 6 November 1985 & JP 60 119104 A (SONY KK), 26 June 1985
- **PATENT ABSTRACTS OF JAPAN** vol. 017, no. 418 (E-1408), 4 August 1993 & JP 05 083038 A (FUJITSU TEN LTD), 2 April 1993

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

## Description

[0001] The present invention relates to an FM demodulation circuit and, more particularly, to a delay-type FM demodulation circuit for use in, e.g., an EIAJ (Electronic Industry Association of JAPAN standard) TV sound multiplex broadcast receiving apparatus or a home-use VCR reproducing apparatus.

[0002] A delay-type FM demodulation circuit shown in FIG. 1 is generally used to modulate an FM signal having a band occupation rate with respect to the frequency of a carrier wave signal, i.e., a sub-audio signal of an EIAJ standard TV (television) sound multiplex broadcast or a luminance recording signal of a home-use VCR (Video Cassette Recorder).

[0003] In the delay-type FM demodulation circuit shown in FIG. 1, reference numeral 101 denotes a limiter amplifier (amplitude limit amplification circuit); 102, a first delay circuit; 103, multiplication circuit; and 104, an LPF (Low Pass Filter).

[0004] FIG. 2 shows waveforms of respective parts for explaining an operation performed when a time which is a quarter of an input signal period is equal to the delay time of the delay circuit in the delay-type FM demodulation circuit in FIG. 1.

[0005] FIG. 3 shows waveforms of respective parts for explaining an operation performed when an input frequency is lower than the frequency shown in FIG. 2 in the delay-type FM demodulation circuit in FIG. 1.

[0006] FIG. 4 shows waveforms of respective parts for explaining an operation performed when an input frequency is higher than the frequency shown in FIG. 2 in the delay-type FM demodulation circuit in FIG. 1.

[0007] The operation principle of FM demodulation in the delay-type FM demodulation circuit in FIG. 1 will be described below with reference to the waveform charts shown in FIGS. 2 to 4 by using, as an example, a case wherein a sub-audio signal (FM signal) included in a reception signal of an EIAJ standard TV sound multiplex broadcast is input as shown in FIG. 5A.

[0008] An FM-modulated input signal (FM signal) (S101) has its waveform shaped by the limiter amplifier 101 and is then divided into two signals. The first signal (S102) is directly input to the multiplication circuit 103. The second signal is delayed by a predetermined time by the first delay circuit 102. The delayed signal (S103) is input to the multiplication circuit 103. The circuit 103 multiplies two input signals, generating a multiplication output signal (S104). The duty ratio of the output signal (S104) changes in proportion to the input frequency as long as the period of the input signal is twice or more the delay time.

[0009] In a conventional delay-type FM demodulation circuit, since an input signal is multiplied by a signal obtained by delaying the input signal by a predetermined time, the multiplication output signal (S104) has a harmonic wave having a wave which is twice the input signal as a fundamental wave as shown in FIG. 5B.

[0010] When the LPF (low pass filter) 104 smoothes the multiplication output signal (S104), a signal voltage (S105) which is in proportion to the duty ratio of the multiplication output signal (S104) is generated. More specifically, when the LPF 104 removes the harmonic wave which is twice the input signal, an FM demodulation signal (sub-audio signal) can be obtained which is proportional to the input signal frequency.

[0011] Although the delay time of the delay circuit has such an arbitrarily value, in a range in which the input signal period is twice or less the delay time, as shown in FIG. 6, an FM demodulation output voltage is not in proportion to the input frequency. Therefore, to perform FM demodulation without any distortion, the delay time of the delay circuit must be shorter than half the period of a signal obtained when the input signal is positively deviated by the maximum frequency. If the delay time is a quarter of a carrier wave period, the range in which FM demodulation can be performed without any distortion is maximum. For this reason, the delay time is designed to be a quarter of the carrier wave period.

[0012] When a signal such as a sub-audio signal used in the EIAJ standard TV sound multiplex broadcast receiving apparatus or a luminance recording signal used in a home-use VCR reproducing apparatus having a broad band occupation rate has a frequency higher than that of a carrier wave, the frequency of the high-frequency component of a demodulated signal and the frequency of the low-frequency component of a harmonic wave are close to each other. For this reason, an LPF having sharp stopping characteristics is required to remove the harmonic wave without attenuating the high-frequency component of the demodulated signal.

[0013] However, since the LPF having sharp stopping characteristics generally has its phase characteristics which considerably changed, it cannot be used in the signal processing circuit of a VCR, which processes a video signal or in a sound multiplex demodulation circuit which arithmetically processes a main audio signal and a sub-audio signal to demodulate stereo sound.

[0014] The LPF 104 actually used has characteristics set by trade-off between the stopping characteristics and the phase characteristics. Since the LPF 104 cannot have satisfactorily stopping characteristics, a harmonic wave leaks on the LPF output side.

[0015] FIG. 7 is a waveform showing how a harmonic wave leaks when a conventional delay-type FM demodulation circuit is used to perform sub-audio demodulation in an EIAJ standard TV sound multiplex broadcast. In this case, the delay time of a delay circuit is a quarter of the carrier wave period, the input signal has a frequency of 1 kHz, no modulation is performed, and primary LPFS having cut-off frequencies of 15.734 kHz and 2.12 kHz are connected in cascade to the output terminal of a multiplication circuit. As seen from the waveform in FIG. 7, a harmonic wave leaks.

[0016] FIGS. 8 and 9 show the waveform and frequency spectrum of a demodulation output obtained

when a conventional delay-type FM demodulation circuit is used for sub-audio demodulation of an EIAJ standard TV sound multiplex broadcast. In this case, the delay time of a delay circuit is a quarter of a carrier wave period, the input signal has a frequency of 1 kHz, the modulation factor is 100%, and primary LPFS having cut-off frequencies of 15.734 kHz and 2.12 kHz are connected in cascade to the output terminal of a multiplication circuit. As can be understood from the waveform in FIGS. 8 and 9, a harmonic wave leaks.

[0017] As described above, a conventional delay-type FM demodulation circuit requires an LPF having sharp stopping characteristics to remove a harmonic wave without attenuating the high-frequency component of a demodulation signal included in a multiplication output signal. However, an actually used LPF has characteristics which are set by trade-off between stopping characteristics and phase characteristics, the stopping characteristics of the LPF cannot be satisfactorily assured. For this reason, a harmonic wave disadvantageously leaks on the LPF output side.

[0018] From patent abstract of Japan, vol. 009, no. 277 (E-355) and JP-60119104 A; a FM demodulator is known which prevents the generation of an unnecessary frequency component that is twice the carrier frequency. A reproduced FM luminance signal is supplied to an input terminal, from where the signal is supplied to a  $\frac{1}{4}$  frequency phase shifter, such that two signals separated in their phases by  $\frac{1}{4}$  of the frequency are output. These two signals are supplied to respective delay circuits and delayed for a period corresponding to  $\frac{1}{8}$  of the frequency period. These delayed signals are then demodulated and the demodulated signals are added in an adder. As a consequence, a signal of four times the frequency of the input signal is output.

[0019] The object of the present invention is to provide an improved delay-type FM demodulation circuit.

[0020] This object is solved by the circuits described in independent claims 1 and 3. Advantageous embodiments are described in dependent claims 2 and 4.

[0021] This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram showing a conventional FM demodulation circuit;

FIG. 2 is a waveform chart showing waveforms of respective parts for explaining an operation in the conventional delay-type FM demodulation circuit;

FIG. 3 is a waveform chart showing waveforms of respective parts for explaining an operation performed when an input frequency is lower than the frequency shown in FIG. 2 in the conventional delay-type FM demodulation circuit;

FIG. 4 shows waveforms of respective parts for explaining an operation performed when an input frequency is higher than the frequency shown in FIG. 2 in the conventional delay-type FM demodulation

circuit;

FIGS. 5A and 5B are graphs showing frequency bands of an input signal and an output signal when a sub-audio signal included in an EIAJ standard TV sound multiplex broadcast signal is input to the conventional delay-type FM demodulation circuit;

FIG. 6 is a graph showing the relationship between an input signal frequency and an FM demodulation output voltage in the conventional delay-type FM demodulation circuit;

FIG. 7 is a graph showing a manner of leakage of a harmonic wave obtained when the conventional delay-type FM demodulation circuit is used for sub-audio demodulation in an EIAJ standard TV sound multiplex broadcast;

FIG. 8 is a graph showing a demodulation output obtained when the conventional delay-type FM demodulation circuit is used for sub-audio demodulation in an EIAJ standard TV sound multiplex broadcast;

FIG. 9 is a graph showing the frequency spectrum of the demodulation output obtained when the conventional delay-type FM demodulation circuit is used for sub-audio demodulation of an EIAJ standard TV sound multiplex broadcast;

FIG. 10 is a block diagram showing a delay-type FM demodulation circuit according to the first embodiment of the present invention;

FIG. 11 is a waveform chart showing waveforms of respective parts for explaining an operation in the delay-type FM demodulation circuit in FIG. 10;

FIG. 12 is a waveform chart showing waveforms of respective parts for explaining an operation performed when an input frequency is lower than a frequency shown in FIG. 11 in the delay-type FM demodulation circuit in FIG. 10;

FIG. 13 is a waveform chart showing waveforms of respective parts for explaining an operation performed when an input frequency is higher than a frequency shown in FIG. 11 in the delay-type FM demodulation circuit in FIG. 10;

FIGS. 14A and 14B are graphs showing the frequency bands of input and output signals obtained when a sub-audio signal included in an EIAJ standard TV sound multiplex broadcast signal is input to the delay-type FM demodulation circuit in FIG. 10;

FIG. 15 is a graph showing a manner of leakage of a harmonic wave obtained when the delay-type FM demodulation circuit in FIG. 10 is used for sub-audio demodulation in an EIAJ standard TV sound multiplex broadcast;

FIG. 16 is a graph showing a demodulation output obtained when the delay-type FM demodulation circuit in FIG. 10 is used for sub-audio demodulation in an EIAJ standard TV sound multiplex broadcast;

FIG. 17 is a graph showing the frequency spectrum of the demodulation output obtained when the delay-type FM demodulation circuit in FIG. 10 is used

for sub-audio demodulation of an EIAJ standard TV sound multiplex broadcast;

FIG. 18 is a block diagram showing a delay-type FM demodulation circuit not belonging to the present invention;

FIG. 19 is a block diagram showing a delay-type FM demodulation circuit according to the second embodiment of the present invention;

FIG. 20 is a waveform chart showing waveforms of respective parts for explaining an operation in the delay-type FM demodulation circuit in FIG. 19;

FIG. 21 is a waveform chart showing waveforms of respective parts for explaining an operation performed when an input frequency is lower than a frequency shown in FIG. 20 in the delay-type FM demodulation circuit in FIG. 19; and

FIG. 22 is a waveform chart showing waveforms of respective parts for explaining an operation performed when an input frequency is higher than a frequency shown in FIG. 20 in the delay-type FM demodulation circuit in FIG. 19.

**[0022]** Embodiments of the present invention will be described below with reference to the accompanying drawings.

**[0023]** FIG. 10 shows a delay-type FM demodulation circuit according to the first embodiment of the present invention. In the delay-type FM demodulation circuit in FIG. 10, reference numeral 11 denotes a limiter amplifier (amplitude limit amplification circuit) for performing amplitude limit amplification to an input signal (S11).

**[0024]** Reference numeral 12 denotes a first delay circuit for delaying an output signal (S12) from the limiter amplifier by a predetermined time to obtain a first delay signal (S13). Reference numeral 13 denotes a second delay circuit for delaying the output signal (S13) from the first delay circuit to obtain a second delay signal (S14). Reference numeral 14 denotes a third delay circuit for delaying the output signal (S14) from the second delay circuit by a predetermined time to obtain a third delay signal (S15).

**[0025]** Reference numeral 15 denotes a first multiplication circuit for multiplying the output signal (S12) from the limiter amplifier and the first delay signal (S13); reference numeral 16 denotes a second multiplication circuit for multiplying the second delay signal (S14) and the third delay signal (S15); and reference numeral 17 denotes an adding circuit for adding an output signal (S16) from the first multiplication circuit 15 and an output signal (S17) from the second multiplication circuit 16.

**[0026]** Reference numeral 18 denotes an LPF (low pass filter) for receiving an output signal (S18) from the adding circuit 17 to remove an unnecessary harmonic wave.

**[0027]** More specifically, the delay-type FM demodulation circuit in FIG. 10 generates first to third signals which are delayed from an input signal by a time (as will be described later, for example, 1/8, 1/4, or 3/8 is pref-

erable) which is gradually elongated within a time shorter than 1/2 a signal period obtained when an FM-modulated input signal is positively deviated. In this state, the input signal and the first signal are multiplied by means of the first multiplication circuit 15, and the second signal and the third signal are multiplied by means of the second multiplication circuit 16, and an output signal from the first multiplication circuit and an output signal from the second multiplication circuit are added to each other by means of the adding circuit 17.

**[0028]** FIG. 11 shows waveforms of respective parts for explaining an operation in the delay-type FM demodulation circuit in FIG. 10.

**[0029]** FIG. 12 shows waveforms of respective parts for explaining an operation performed when the frequency of the input signal is lower than the frequency of the input signal in FIG. 11 in the delay-type FM demodulation circuit in FIG. 10. FIG. 13 shows waveforms of respective parts for explaining an operation performed when the frequency of the input signal is higher than the frequency of the input signal in FIG. 11 in the delay-type FM demodulation circuit in FIG. 10.

**[0030]** An operation principle of FM demodulation in the delay-type FM demodulation circuit in FIG. 10 will be described below with reference to the waveform charts shown in FIGS. 11 to 13 by using, as an example, a case wherein a sub-audio signal (FM signal) included in a reception signal of an EIAJ standard TV sound multiplex broadcast is input as shown in FIG. 5A.

**[0031]** An FM-modulated FM signal input (S11) is waveformshaped by the limiter amplifier 11 and then branched into two signals. One signal (S12) is directly input to the first multiplication circuit 15, and the other signal is input to the first delay circuit 12. The first delay circuit 12 outputs the first delay signal (S13) obtained by delaying the input signal by a predetermined time. The output signal from the first delay circuit 12 is branched into two signals. One signal is directly input to the first multiplication circuit 15, and the other signal is input to the second delay circuit 13. The second delay circuit 13 outputs the second delay signal (S14) obtained by delaying the input signal by a predetermined time. An output signal from the second delay circuit 13 is branched into two signals, one signal (S14) is directly input to the second multiplication circuit 16, and the other signal is input to the third delay circuit 14. The third delay circuit 14 outputs the third delay signal (S15) obtained by delaying the input signal by a predetermined time to input it to the second multiplication circuit 16.

**[0032]** The first multiplication circuit 15 multiplies two input signals to obtain a first multiplication output signal (S16). The second multiplication circuit 16 multiplies two input signals to obtain a second multiplication output signal (S17).

**[0033]** In this manner, the duty ratio of the first multiplication output signal (S16) is in proportion to the frequency of the input signal, and the duty ratio of the second multiplication output signal (S17) is also in propor-

tion to the frequency of the input signal. In this case, the second multiplication output signal (S17) is delayed from the first multiplication output signal (S16) by the delay time of the second delay circuit 13.

**[0034]** The adding circuit 17 adds the first multiplication output signal (S16) and the second multiplication output signal (S17) to obtain an addition output signal (S18). Since both the signals (S16) and (S17) have duty ratios which are in proportion to the frequency of the input signal, the addition output signal (S18) also has a duty ratio which is in proportion to the frequency of the input signal.

**[0035]** The first multiplication output signal (S16) and the second multiplication output signal (S17) include harmonic waves which are twice the input signal, and the second multiplication output signal (S17) is delayed from the first multiplication output signal (S16) by the delay time of the second delay circuit 13. For this reason, the harmonic waves which are included in the first multiplication output signal (S16) and the second multiplication output signal (S17) and twice the input signal are partially converted into harmonic waves which four times the input signal.

**[0036]** When the added output signal (S18) is smoothed by the LPF 18, an FM demodulation signal (sub-audio signal) is obtained, which is in proportion to the frequency of the input signal.

**[0037]** As described above, since the harmonic wave which is included in the added output signal (S18) and is twice frequency of the input signal is decreased by a harmonic wave component which is converted into the harmonic wave which is four times the input signal frequency, when an LPF having the same stopping characteristics as those of the LPF inserted into the multiplication circuit output in a conventional delay-type FM demodulation circuit is used, leakage of a harmonic wave can be smaller than that in the conventional delay-type FM demodulation circuit.

**[0038]** Assume that the delay times of the first delay circuit 12, the second delay circuit 13, and the third delay circuit 14 are set to be  $1/8$  a carrier wave period. In this case, when the input signal frequency is equal to the carrier wave cycle, the harmonic wave included in the addition output signal (S18) is only a harmonic component which is four times the input signal frequency. As a result, the harmonic component which is twice the input signal frequency is completely removed, and detection efficiency is maximum.

**[0039]** FIG. 15 is a waveform showing a manner of leakage of a harmonic wave obtained when the delay-type FM demodulation circuit in FIG. 10 is used for sub-audio demodulation in an EIAJ standard TV sound multiplex broadcast. In this case, conditions are set as follows. That is, the delay times of all the delay circuits are  $1/8$  a carrier wave period, an input signal is not modulated, and a primary LPF having a cut-off frequency of 15.734 kHz and a primary LPF having a cut-off frequency of 2.12 kHz are connected in cascade to the output

terminal of the multiplication circuit.

**[0040]** As is apparent from the waveform in FIG. 15, leakage of a harmonic wave is smaller than the leakage of the harmonic wave shown in FIG. 7, in which the conventional delay-type FM demodulation circuit is used, by about 22 dB.

**[0041]** FIG. 16 shows the waveform of a demodulation output obtained when the delay-type FM demodulation circuit shown in FIG. 10 is used for sub-audio demodulation in EIAJ standard TV sound multiplex broadcast. In this case, conditions are set as follows. That is, the delay times of all the delay circuits are  $1/8$  a carrier wave period, an input signal has a frequency of 1 kHz, a modulation factor is 100%, and a primary LPF having a cut-off frequency of 15.734 kHz and a primary LPF having a cut-off frequency of 2.12 kHz are connected in cascade to the output terminal of the multiplication circuit.

**[0042]** As is apparent from FIG. 16, leakage of a harmonic wave for a demodulation output is smaller than that in the characteristics shown in FIG. 8 in which the conventional delay-type FM demodulation circuit is used.

**[0043]** FIG. 17 shows the frequency spectrum of the demodulation output shown in FIG. 16. As is apparent from FIG. 17, this frequency spectrum has a harmonic wave up to 100 kHz which is smaller than that of the frequency spectrum of the demodulation output shown in FIG. 9, in which the conventional delay-type FM demodulation circuit is used, by about 15 dB as a whole. In particular, the harmonic wave of a portion corresponding to a frequency which is twice the carrier wave frequency is decreased by 30 dB or more. Since the input signal is FM-modulated, and instantaneously has a frequency which is not equal to the carrier wave frequency, a component having a frequency which is twice the input signal frequency of this portion cannot be completely removed. However, since almost all components can be converted into components each having a frequency which is four times the input signal frequency where input signal has a frequency which is close to the carrier wave frequency, leakage of the harmonic wave decreases as a whole.

**[0044]** FIG. 18 shows a delay-type FM demodulation circuit not belonging to the present invention.

**[0045]** The delay-type FM demodulation circuit in FIG. 18 is the same as the delay-type FM demodulation circuit shown in FIG. 10 except for a second delay means and a third delay means. For this reason, the same reference numerals as in FIG. 10 denote the same parts in FIG. 18, and a description thereof will be omitted.

**[0046]** More specifically, as the second delay means for obtaining the second signal, a second delay circuit 13a which receives an output signal (S12) from the limiter amplifier 11 and delays the signal by a predetermined time is used. As the third delay means for obtaining the third signal, a third delay circuit 14a which receives an output signal (S12) from the limiter amplifier

11 and delays the signal by a predetermined time is used.

[0047] The operation of the delay-type FM demodulation circuit in FIG. 18 is basically the same as the operation of the delay-type FM demodulation circuit in FIG. 10 except for methods of generating the second and third signals.

[0048] In the delay-type FM demodulation circuit in FIG. 18, assume that the delay time of a first delay circuit 12 is set to be 1/8 of a carrier wave period, that the delay time of the second delay circuit 13a is set to be 1/4 the carrier wave period, and that the delay time of the third delay circuit 14a is set to be 3/8 the carrier wave period. In this case, when the frequency of the input signal is equal to the frequency of the carrier wave, a harmonic wave included in an additioned output signal (S18) is only a harmonic component which is four times an input signal frequency, a harmonic component which is twice the input signal frequency is completely removed, and detection efficiency is maximum.

[0049] FIG. 19 shows a delay-type FM demodulation circuit according to the second embodiment of the present invention. In the delay-type FM demodulation circuit in FIG. 19, reference numeral 11 denotes a limiter amplifier (amplitude limit amplification circuit) for performing amplitude limit amplification to an FM-modulated input signal (S11) as in the first embodiment.

[0050] Reference numeral 12 denotes a first delay circuit for delaying an output signal (S12) from the limiter amplifier by a predetermined time to obtain a first delay signal (S13). Reference numeral 15 denotes a multiplication circuit for multiplying the output signal (S12) from the limiter amplifier and the first delay signal (S13) to obtain an output signal (S15). Reference numeral 13b denotes a second delay circuit for delaying an output signal (S16) from the multiplication circuit by a predetermined time to obtain a second delay signal (S17b). Reference numeral 16 denotes an addition circuit for adding the output signal (S16) from the first multiplication circuit 15 and the output signal (S17b) from the second delay circuit 13b. Reference numeral 18 denotes an LPF (low pass filter) which receives an output signal (S18) from the addition circuit 16 to remove an unnecessary harmonic wave.

[0051] More specifically, in the delay-type FM demodulation circuit in FIG. 19 causes the first delay circuit to delay the first delay signal by a time shorter than a time which is 1/4 a signal period obtained when the FM-modulated input signal is positively deviated by the maximum frequency. The second delay circuit delays the output signal from the first multiplication circuit by a time shorter a time obtained by subtracting the delay time of the first delay circuit from the time which is 1/4 the signal period. FIG. 20 shows waveforms of respective parts for explaining an operation in the delay-type FM demodulation circuit in FIG. 19. In this case, the delay times of the first and second delay circuits are 1/8 the carrier wave period of the input signal. In this case, when the

input signal frequency is equal to the carrier wave frequency, a harmonic wave included in the additioned output signal (S18) is only a harmonic component which is four times the input signal frequency. For this reason, a harmonic component which is twice the input signal frequency is completely removed, and detection efficiency is maximum.

[0052] FIG. 21 shows waveforms of respective parts for explaining an operation performed when the frequency of an input frequency is lower than the frequency of the input signal in FIG. 20 in the delay-type FM demodulation circuit in FIG. 19. FIG. 22 shows waveforms of respective parts for explaining an operation performed when the frequency of an input frequency is higher than the frequency of the input signal in FIG. 20 in the delay-type FM demodulation circuit in FIG. 19.

[0053] As has been described above, according to the delay-type FM demodulation circuit of the present invention, the frequency of the harmonic wave of a demodulation signal included in an arithmetic calculation output signal can be shifted up. Even if an LPF having relatively moderate stopping characteristics is used, harmonic wave removal can be satisfactorily performed.

## Claims

1. A delay-type FM demodulation circuit comprising:

first delay means (12) for obtaining a first signal (S13) delayed from a FM-modulated input signal by a time shorter than a time T which is half a signal period obtained when the input signal (S12) is positively deviated by a maximum frequency;

second delay means (13) having an input connected to an output of said first delay means (12), for obtaining within a time shorter than T, a second signal (S14) which is delayed with respect to the input signal by a time longer than the delay time of the first signal;

third delay means (14) having an input connected to an output of said second delay means (13), for obtaining within a time shorter than T, a third signal (S15) which is delayed with respect to the input signal by a time longer than the delay time of the second signal;

a first multiplication circuit (15) for multiplying the input signal and the first signal;

a second multiplication circuit (16) for multiplying the second signal and the third signal; and

an adding circuit (17) for adding an output signal (S16) from said first multiplication circuit

and an output signal (S17) from said second multiplication circuit.

2. A delay-type FM demodulation circuit according to claim 1, **characterized in that**

said first means is a first delay circuit (12) for delaying the input signal (S12) by a time which is 1/8 a carrier wave period, said second means is a second delay circuit (13) for delaying the first signal (S13) by a time which is 1/8 the carrier wave period, and said third means is a third delay circuit (14) for delaying the second signal (S14) by a time which is 1/8 the carrier wave period.
3. A delay-type FM demodulation circuit comprising:
 

first means (12) for obtaining a first signal (S13) which is delayed from a FM-modulated input signal by an arbitrary time which is shorter than a time T which is a quarter of a signal period obtained when the input signal (S12) is positively deviated by a maximum frequency;

a multiplication circuit (15) for multiplying the input signal and the first signal;

second means (13b) for obtaining a second signal (S17b) delayed with respect to an output signal (S16) from said multiplication circuit by a time equal to or shorter than a time obtained by subtracting a delay time of said first means from T; and

an addition circuit (16) for adding the output signal (S16) from said multiplication circuit and the second signal.
4. A delay-type FM demodulation circuit according to claim 3, **characterized in that**

said first means is a first delay circuit (12) for delaying the input signal (S11) by a time which is an eighth of a carrier wave period; and

said second means (13b) is a second delay circuit for delaying the output signal (S16) from said multiplication circuit (15) by a time which is an eighth of the carrier wave period.

#### Revendications

1. Circuit de démodulation MF du type à retard comprenant :
 

un premier moyen de retard (12) pour obtenir un premier signal (S13) retardé d'un signal d'entrée modulé en MF d'un temps plus court

qu'un temps T qui est la moitié d'une période de signal obtenue lorsque le signal d'entrée (S12) est positivement dévié d'une fréquence maximum ;

un second moyen de retard (13) ayant une entrée raccordée à une sortie dudit premier moyen de retard (12), pour obtenir dans un temps plus court que T, un second signal (S14) qui est retardé par rapport au signal d'entrée d'un temps plus long que le retard du premier signal ;

un troisième moyen de retard (14) ayant une entrée raccordée à une sortie dudit second moyen de retard (13), pour obtenir dans un temps plus court que T, un troisième signal (S15) qui est retardé par rapport au signal d'entrée d'un temps plus long que le retard du second signal ;

un premier circuit de multiplication (15) pour multiplier le signal d'entrée et le premier signal ;  
un second circuit de multiplication (16) pour multiplier le second signal d'entrée et le troisième signal ; et

un circuit d'addition (17) pour additionner un signal de sortie (S16) dudit premier circuit de multiplication et un signal de sortie (S17) dudit second circuit de multiplication.

2. Circuit de démodulation MF du type à retard selon la revendication 1, caractérisé en ce que  
ledit premier moyen est un premier circuit à retard (12) pour retarder le signal d'entrée (S12) d'un temps qui est 1/8<sup>ème</sup> d'une période de la porteuse, ledit second moyen est un second circuit à retard (13) pour retarder le premier signal (S13) d'un temps qui est 1/8<sup>ème</sup> de la période de la porteuse, et ledit troisième moyen est un troisième circuit à retard (14) pour retarder le second signal (S14) d'un temps qui est 1/8<sup>ème</sup> de la période de la porteuse.
3. Circuit de démodulation MF du type à retard comprenant :

un premier moyen (12) pour obtenir un premier signal (S13) qui est retardé d'un signal d'entrée modulé en MF d'un temps arbitraire qui est plus court qu'un temps T qui est 1/4 d'une période de signal obtenue lorsque le signal d'entrée (S12) est positivement dévié d'une fréquence maximum ;

un circuit de multiplication (15) pour multiplier le signal d'entrée et le premier signal ;

un second moyen (13b) pour obtenir un second signal (S17b) retardé par rapport à un signal de sortie (S16) dudit circuit de multiplication d'un temps égal ou plus court qu'un temps obtenu en soustrayant un retard dudit premier moyen

de T ; et  
 un circuit d'addition (16) pour additionner le signal de sortie (S16) dudit circuit de multiplication et le second signal.

4. Circuit de démodulation MF du type à retard selon la revendication 3, caractérisé en ce que

ledit premier moyen est un premier circuit à retard (12) pour retarder le signal d'entrée (S11) d'un temps qui est  $1/8^{\text{ème}}$  d'une période de la porteuse ; et  
 ledit second moyen (13b) est un second circuit à retard pour retarder le signal de sortie (S16) dudit second circuit de multiplication (15) d'un temps qui est  $1/8^{\text{ème}}$  de la période de la porteuse

#### Patentansprüche

1. FM-Demodulationsschaltung vom Verzögerungstyp, die folgendes aufweist:

eine erste Verzögerungseinrichtung (12) zum Erhalten eines ersten Signals (S13), das gegenüber einem FM-modulierten Eingangssignal um eine Zeit verzögert ist, die kürzer als eine Zeit T ist, die eine Hälfte einer Signalperiode ist, die erhalten wird, wenn von dem Eingangssignal (S12) um eine maximale Frequenz positiv abgewichen ist;

eine zweite Verzögerungseinrichtung (13) mit einem Eingang, der an einem Ausgang der ersten Verzögerungseinrichtung (12) angeschlossen ist, zum Erhalten eines zweiten Signals (S14) innerhalb einer Zeit, die kürzer als T ist, das in bezug auf das Eingangssignal um eine Zeit verzögert ist, die länger als die Verzögerungszeit des ersten Signals ist;

eine dritte Verzögerungseinrichtung (14) mit einem Eingang, der an einem Ausgang der zweiten Verzögerungseinrichtung (13) angeschlossen ist, zum Erhalten eines dritten Signals (S15) innerhalb einer Zeit, die kürzer als T ist, das in bezug auf das Eingangssignal um eine Zeit verzögert ist, die länger als die Verzögerungszeit des zweiten Signals ist;

eine erste Multiplikationsschaltung (15) zum Multiplizieren des Eingangssignals und des ersten Signals;

eine zweite Multiplikationsschaltung (16) zum Multiplizieren des zweiten Signals und des dritten Signals; und

eine Addierschaltung (17) zum Addieren eines Ausgangssignals (S16) von der ersten Multiplikationsschaltung und eines Ausgangssignals (S17) von der zweiten Multiplikationsschaltung.

2. FM-Demodulationsschaltung vom Verzögerungstyp nach Anspruch 1, dadurch gekennzeichnet, daß die erste Einrichtung eine erste Verzögerungsschaltung (12) zum Verzögern des Eingangssignals (S12) um eine Zeit ist, die  $1/8$  einer Trägerwellenperiode ist, die zweite Einrichtung eine zweite Verzögerungsschaltung (13) zum Verzögern des ersten Signals (S13) um eine Zeit ist, die  $1/8$  der Trägerwellenperiode ist, und die dritte Einrichtung eine dritte Verzögerungsschaltung (14) zum Verzögern des zweiten Signals (S14) um eine Zeit ist, die  $1/8$  der Trägerwellenperiode ist.

3. FM-Demodulationsschaltung vom Verzögerungstyp, die folgendes aufweist:

eine erste Einrichtung (12) zum Erhalten eines ersten Signals, das gegenüber einem FM-modulierten Eingangssignal um eine beliebige Zeit verzögert ist, die kürzer als eine Zeit T ist, die ein Viertel einer Signalperiode ist, die erhalten wird, wenn von dem Eingangssignal (S12) um eine maximale Frequenz positiv abgewichen wird;

eine Multiplikationsschaltung (15) zum Multiplizieren des Eingangssignals und des ersten Signals;

eine zweite Einrichtung (13b) zum Erhalten eines zweiten Signals (S17b), das in bezug auf ein Ausgangssignal (S16) von der Multiplikationsschaltung um eine Zeit verzögert ist, die gleich einer oder kürzer als eine Zeit ist, die durch Subtrahieren einer Verzögerungszeit der ersten Einrichtung von T erhalten wird; und

eine Additionsschaltung (16) zum Addieren des Ausgangssignals (S16) von der Multiplikationsschaltung und des zweiten Signals.

4. FM-Demodulationsschaltung vom Verzögerungstyp nach Anspruch 3, dadurch gekennzeichnet, daß

die erste Einrichtung eine erste Verzögerungsschaltung (12) zum Verzögern des Eingangssignals (S11) um eine Zeit ist, die ein Achtel einer Trägerwellenperiode ist; und

die zweite Einrichtung (13b) eine zweite Verzögerungsschaltung zum Verzögern des Ausgangssignals (S16) von der Multiplikationsschaltung (15) um eine Zeit ist, die ein Achtel



der Trägerwellenperiode ist.

5

10

15

20

25

30

35

40

45

50

55





FIG. 2




FIG. 3




FIG. 4

FIG. 5A




FIG. 5B









FIG. 7








FIG. 11




FIG. 12




FIG. 13





FIG. 14B

OUTPUT VOLTAGE 2mv

FIG. 15



OUTPUT VOLTAGE

20mv

FIG. 16





FIG. 17








FIG. 20




FIG. 21




FIG. 22

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.